Abstract-We developed a new asymmetric Doherty load modulation matching network using identical transistors for the main and auxiliary amplifiers. Asymmetric Doherty power amplifiers (PA) require a larger size transistor for the auxiliary PA than for the main PA to provide the higher power and wider load modulation range. Additional impedance transformers are introduced to alleviate this requirement when using identical devices. The drain bias voltage of the main amplifier is also reduced to achieve a wider back-ofT. Furthermore, a large-signal model-based nonlinear embedding method is applied to predict the input and output harmonic terminations, removing the need for the multi-harmonic sourcelload pull characterization. An asymmetric Doherty amplifier was built using two 15 W peak power packaged GaN transistors of the same size. 71 % drain efficiency at the peak power of 41.8 dBm and 62.7 % at the second peak of 32.8 dBm (9 dB back-off) were observed. Above 50% drain efficiency was maintained over an 11 dB power range. 51.86 % average drain efficiency was observed after linearization maintaining -51.46 dBc adjacent channel power ratio excited by 10 MHz bandwidth long term evolution signals with 9.96 dB peak to average power ratio.
I. INTRODUCTION
High data rate communication environment requires spec trally efficient modulation schemes with a high peak to average power ratio (PAPR). Typical RF power amplifiers have peak efficiency only at peak power and the efficiency is reduced at backed off power levels resulting in a degraded average efficiency. Doherty amplifiers have attracted RF power ampli fier designers due to their improved average efficiency with a relatively simple structure [1] . However, the conventional Doherty amplifier provides only 6 dB back-off level while the signals such as long term evolution (LTE) or multiple carrier wide-band code division multiple access (WCDMA) exhibit peak to average power ratio (PAPR) over 10 dB. Asymmetric Doherty amplifiers have been demonstrated to ex tend the back-off range while yielding high average efficiency [1] [2] [3] . However asymmetric Doherty amplifiers require a larger transistor device for the auxiliary amplifiers than for the main amplifier to provide the higher power and wider load modulation range [1] [2] . Even for the conventional 6 dB Doherty amplifiers a larger auxiliary device is preferable to compensate for the lost gain due to reduced conduction angle of c1ass-C bias.
In this work, an additional impedance transformation is introduced to extend the load modulation range, alleviating the requirement for a large auxiliary device. Also a reduced drain voltage for the main amplifier is used to saturate it earlier. high 9 dB back-off asymmetric Doherty performance can then be achieved using identical devices. The input/output harmonic terminations and input funda mental matching have critical effects for the overall amplifier performances [2] requiring intensive source/load pull charac terization. This is even more essential when the main amplifier is designed to operate in class-F. Raffo et. at. introduced a PA design technique at the transistor intrinsic current source reference planes to predict the optimal harmonic terminations at the transistor external reference planes while removing the need to perform time-consuming iterative multi-dimensional harmonic source/load pull either in simulation or experimen tally [4] [5] . To the best of authors' knowledge, this direct PA design method is applied to the first-pass design of an asymmetric Doherty amplifier for the first time.
The additional impedance transformation and the effects of the reduced drain voltage are introduced in section II. The design procedure and the nonlinear embedding are detailed in section III. The measured results are discussed in section IV , followed by conclusions in section V.
II. ADJUS TABLE LOAD MODULATION

A. A New Load Modulation Matching Network
The main and auxiliary amplifiers are modeled as current sources in Fig. 1 . The effective load seen by each amplifier is varied by the current contribution of the other amplifier. If we assume that (1) the auxiliary amplifier provides n times more current than the main amplifier at the peak power and (2) their output are in-phase, the effective loads seen from each amplifier can be calculated as:
In the conventional Doherty design, the main amplifier experiences 2RL load at the peak power where n = 1. How ever, if we increase n for the wider back-off of asymmetric Doherty operation, the load seen by the auxiliary amplifier approaches the load resistance, RL .aux ;::: :; RL, while the load seen by the main side becomes n + 1 times larger than RL.
Since the load variation experienced by the main amplifier is RL. main = Z j, / R �.main' if we choose the characteristic impedance of the quarter wave transformer, ZT, as the peak power load, (n + l)RL, the load seen by the main varies from (n + l)RL to (n + 1)2 RL [2] . Therefore, if we use the same size devices for both the main and auxiliary amplifiers, the load variation range experienced by these transistors is from (n+ 1)RL/n to (n+ 1)2 RL as shown in Fig. 2 Unlike for the ideal load modulation case where the ef ficiency is kept constant with increasing load, a degraded efficiency is observed when using practical devices due to their on-resistance [5] . Also, the smaller RL requires high gate voltage swing which may cause unwanted forward gate conduction of the high-electron-mobility transistors Schottky barrier. Therefore, the asymmetric Doherty amplifier design using same size devices is normally limited in terms of load variation range, and this constrains in turn the achievable back off range.
To alleviate this design limitation, an additional impedance transform is introduced as shown in Fig. 2 (b) . It transforms the wide range of the load variation into a reduced range more favorable for the devices using the scaling factor of a or 13 shown in that figure. As one of the possible solutions, a quarter wave length transmission line provides a convenient way of transforming the loads into the desired range. On the other hand, it introduces a phase delay, e-jbr, where k is the number of the quarter wave transformers engaged. In the case of odd k number, the impedance variation of the Doherty quarter wave transformer is reversed. So, an even number of section must be used in the multiple-section transformers to maintain the Doherty operation. Furthermore, by proper selection of the characteristic impedances of the transformer, the pass-band transfer characteristic can be shaped as desired [6] . In this work, a two section binomial transformer was used for a maximally flat response.
B. Peak Power Rescaling with Reduced Drain Voltage
The reduced peak power in the main amplifier required for the asymmetric Doherty design, can be obtained by reducing the drain bias voltage of the main PA. This in turns reduces the optimal resistive load for the transistor in the main PA. Assuming ideal class-B condition, the adjusting factor, can be defined as:
Vdsl.norma l -Von' (2) where, Von represents the drain saturation voltage of the device. Assuming high and low loads, RL.h i gh, RL.low, for the backed-off and peak power operations, respectively, the adjusted load variation range of the main amplifier is from ,RL.low to ,RL.h i gh. Once the favored load variation range is selected, the Doherty load, RL can be decided considering three design conditions for a back-off factor of n: (1, 2) the adjusted main load modulation needs to fall into the favorable load variation range of the main transistor and (3) the adjusted auxiliary peak power load needs to be larger than RL.low.
However, using identical devices for both main and auxiliary amplifiers, the Doherty load, RL in the range:
may not exist without introducing the impedance transform ratios a and 13. Therefore, one must use two different multiple section (even number) transformers providing the impedance transform ratios a and 13 for the main and peaking amplifiers respectively [6] .
III. INTRINSIC DESIGN AND NONLINEAR EMBEDDING
The large signal model used for the 15 W peak power GaN (CGH27015F, CREE Inc.) transistor was extracted to permit the direct PA design process [5] . The intrinsic memoryless IV model was used for the internal design and then the external harmonic terminations were obtained by embedding the linear and nonlinear parasitics [4] [5] . The intrinsic main amplifier was designed for a saturated class-F operation at 2 GHz with a class-AB bias condition. The drain voltage of the main amplifier was reduced to 14 V from the typical 28 V of the device to be saturated at 9.54 dB backed off from the peak Doherty power. The gate was biased at -2.9 V, resulting in 89 rnA intrinsic quiescent current. The auxiliary amplifier was biased at -3.9 V, 27.5 V for class-C operation.
An intrinsic Doherty load of RL = 12.270 was chosen with a quarter wave length transformer of ZT = 3RL = 36.81 0 characteristic impedance. If we use the same transistor for both amplifiers, the transistors experience from 18.4 0 to 110.4 0 for the peak power of the auxiliary amplifier and back-off power of the main amplifier, respectively. Therefore, in this design, the main amplifier load variation was reduced by a factor 2 (0: = 0.5) to avoid the efficiency degradation at large loads. Thus the main amplifier experiences 55.2 0 at the backed-off power. The auxiliary load variation was increased by 1.5 times ((3 = 1.5) to 27.6 0 for the optimal load at the peak power.
The designed intrinsic operation was projected to the exter nal package reference plane through the nonlinear embedding process. Thus without performing any harmonic source/load pull, the optimal second and third harmonic loads for the class-F operation at the package reference plane were syn thesized. This yielded for example, fL(2w) = e-j2 . 25 and fL(3w) = e-j2 . 68 for the main device after the amplitudes of the projected harmonic loads were normalized to the unity. Those loads were rotated to a short position with a cascaded transmission line and then terminated with quarter-wave length open stubs. The input harmonic terminations were found using the same method. The procedure was repeated for the auxiliary amplifier. The two amplifier inputs were also matched at the fundamental frequency using the complex conjugate of the device input impedance at peak power.
An offset line, 190 with 1540, was designed to rotate the fundamental loads at the package reference plane for it to lie on the real line before the load-side quarter wave transformer. The same offset line was used for the auxiliary amplifier but it was fine tuned in the final design stage. Finally the embedding design model was replaced with the manufacturer (CREE Inc.) model and the design was tuned in electro-magnetic simulation to work with the asymmetric input power division (I S 21 1 = 0.652, IS311 = 0.749, with 2 and 3 the inputs of the main and auxiliary amplifiers respectively). The mode projection and model switch resulted for the main amplifier in slightly modified drain voltage and quiescent current of 14.3 V and 74 mA respectively. The auxiliary amplifier was biased at -3.6V, 27.8 V for the gate and drain voltages. The amplifier was built on 31 mil thick RT/duroid 5880 (see Fig. 3 ). ----.-------.--------,-------,--, 
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IV. MEASURED RESULTS AND DISCUSSION
The output power and drain currents for the main and auxiliary amplifiers were measured with swept input powers at 2 GHz using continuous waves. Three different auxiliary amplifier gate voltages ( V gs 2 = -3.4V, -3.6V and -3.8V)
were varied to investigate the trade off between efficiency and linearity. A signal generator (Agilent E4438C) and a large signal network analyzer (L SNA, MT4463A) were used for the measurements. The currents were measured using an oscilloscope (Tektronix, DP07104) with two current probes (TCP0030) for the main and auxiliary amplifiers. The probes were wound 3 times to increase current measurement sensitiv ity and the measured values were divided by the same number. Fig. 4 compares the measured drain efficiency and power gain (symbols) to the simulated data (solid lines). It was observed that increasing the auxiliary gate voltage reduces the second peak efficiency while flattening the gain curves. It is interesting to note that reducing the main amplifier quiescent current to 23 mA from 74 mA slightly shifts the efficiency curves to the left resulting in wider back-off and flatter gain curves. So, the most flat gain was obtained at -3.4 V for the auxiliary gate voltage and 23 mA for the main amplifier bias current condition with reduced efficiency. It should be mentioned that the CW gain in Fig. 4 was calculated using incident power instead of input power to be consistent with the linearization measurement system used for modulated signal excitations. Above 50% drain efficiency was maintained over 11.4 dB output power range at -3.6 V for the auxiliary gate voltage and 23 mA main amplifier bias current depicted by magenta blank triangles in the figure. 71 % drain efficiency at the peak power of 41.8 dBm and 62.7 % at the second peak of 32.8 dBm (9 dB back-off) were observed. For these operating conditions, digital predistortion (DPD) from [7] using an FPGA test-bed in [8] was applied for demonstration purpose. A 10 MHz bandwidth LTE signal with 9.96 dB PAPR was used. The same average output power of 33.55 dBm was used before and after applying DP D for a fair comparison. 51.86 % average efficiency was observed after linearization maintaining -51.47 dBc adjacent channel power ratio (ACPR) and -37.37 dB normalized mean square error (NMSE). The nonlinearity order was 15 and memory depth 7. The measured linearization results are sUlmnarized in table I and illustrated in Fig. 5 . A technique for the selection of the optimal load modulation impedances in wide back-off asymmetric Doherty amplifiers using identical devices was introduced and demonstrated by building a 9.54 dB backed-off amplifier. Measured results showed that (1) the drain efficiency was maintained above 50 % over an 11 dB output power range using the proposed method and that (2) an average drain efficiency of 51.86 % was obtained with -51.46 dBc ACPR after linearization using 10 MHz band-width LTE signals with 9.96 dB PAPR.
The optimal harmonic sources and loads were found by us ing nonlinear embedding through a single simulation resulting in a first-pass design for the Doherty power amplifier. This nonlinear embedding significantly simplified the design pro cess and reduced the design time by removing the conventional source/load-pull process.
Given the fixed power-divider ratio used at the input, the Doherty PA could be tuned by adjusting the gate voltage of the auxiliary amplifier, which is equivalent to controlling the duty cycle of the class-C bias amplifier. This revealed a trade-off relationship between the average drain efficiency and the PA linearity. For future work, the use of a digitally controlled dual input Doherty operation replacing the fixed power-divider as in Ref. [9] is suggested to simultaneously improve the average efficiency and the linearity.
